This page under development.
See https://patentscope.wipo.int/search/en/detail.jsf?docId=WO2026161791
This page under development.
See https://patentscope.wipo.int/search/en/detail.jsf?docId=WO2026161791
Zettaflops LLC, SkyWater Technologies, Synopsys, and Whiteley Research made a presentation GOMACTech 2026 “Beyond the Noise” New Orleans, LA March 9 – 12, 2026.
The paper appears below for reference. GOMAC does not make all paper available publicly, but this paper is not restricted (distribution statement A), so we can post it here.
The file below is a slide deck presented at the USC4SCE “JJ” workshop in Santa Fe, NM on April 10, 2025.
Zettaflops LLC technical report ZF013 (below and on arXiv https://arxiv.org/pdf/2504.09229) further elaborate on the material in the presentation.
Erik attended WOLTE 2024. Erik was also the conference chair.
My slide deck appears below (as a PowerPoint with notes). Notably, I ignored the diagrams on slide 19 and improvised a use case for cryo CMOS quantum control. You should be able to view the pdf using the WordPress viewer, but there is a download button at the bottom as well:
This page is currently a work in progress. I will remove this note when I’m done.
Zettaflops.org was mentioned at the Texas Symposium on Computing with Emerging Technologies (ComET), October 30, 2023.
Michael Frank of Sandia asked me for a slide based on material at WOLTE 2022 and documented in detail in technical report ZF10. Mike presented the slide below, followed by the PowerPoint notes text. Mike asked me to put the slide online so it could be referenced:
PowerPoint source:
Narrative:
Upper left: Reversible transistor circuits, such as 2LAL or Q2LAL, in a cryostat would naturally have their power supply located at room temperature. In CMOS, all the energy flowing into the cryostat is turned into heat, but with reversible circuits most of the energy would flow back into the power supply. Energy would leave the cryostat with minimal losses instead of adding the 250x – 1000x overhead of a cryocooler. This means a cryogenic reversible transistor system created without needing resonators or an energy recycling power supply (hence actionable now). This method cannot exceed the cryocooler’s overhead factor, which would limit it to around 100x for 4 K operation.
Lower left: The lower left diagram is similar to one in the arXiv paper cited. Superconducting/transmon qubits have measurement times of around 1 μs, which implies the control system cannot be asked to make a decision in less than that time. A state machine with a ~1 MHz clock would be adequate. A slower clock would require complex architectural tricks similar to branch prediction. A faster clock would require less energy efficient classical electronics and would not increase the quantum computer’s throughput (because the throughput is determined by the qubits and all the classical electronics need to do is keep up). 1 MHz operation is well over 100x slower than room temperature CMOS and 4 K is often suggested for control electronics, so this and the previous two paragraphs suggest the method is actionable today.
Upper right: So, the baseline reversible logic controller would be a state machine whose function is to output tones – illustrated as a flow chart with musical measures as the boxes. Decisions would come from a room temperature decoder for error correction syndromes. The citation shows how to convert an error correction algorithm into a reversible circuit by substituting reversible circuit schematics into the flow chart – repurposing the lines of the flowchart as wires. Zettaflops, LLC has a layout of the test architecture shown. The circuits has not been fabbed; that is the next step.
Lower right: Zettaflops, LLC has a prototype layout for efabless ChipIgnite. The layout has not been fabbed yet. Some portion of the IP is expected to be made available as open source. Interested parties are encouraged to contact Zettaflops, LLC.
The following are additional references:
Erik DeBenedictis and Elie Track presented at the IEEE International Conference on Rebooting Computing (ICRC 2022) 8-9 December 2022 in San Francisco, CA, USA and Virtual.
The paper has been published as:
DeBenedictis, Erik P., and Elie K. Track. “Rebooting Quantum Computing.” 2022 IEEE International Conference on Rebooting Computing (ICRC). IEEE, 2022. DOI: 10.1109/ICRC57508.2022.00010.
Accepted Manuscript:
This is the PowerPoint deck as presented in pdf. This is followed by the source .pptx file (the file was created in .ppt and saved as .pptx).
And this is the slide deck in notes mode, minus one slide.
For convenience, the references from the paper appear below with hyperlinks where available. There is a second open link in some cases.
Erik DeBenedictis attended the Quantum Resource Estimation conference on June 18, 2022. This page has is the slide decks that were presented and two additional documents.
Erik DeBenedictis attended the conference June 6-9 2022 virtually. The presentation is below.
Additional information
The zip files below comprise the AA (Adiabatic Analysis) ngspice software. The software is licensed under Apache 2.0. There is no repository for changes at this time.
This release comprises eight .cir files. Installation instructions are in comments towards the end of aa.cir.
Supports multiple devices:
Supports the following circuits:
Learning about the code and regression testing:
The following zip file contains password-protected files for the convenience of the developer. You should not need these files because they are available on the Internet.
In support of a my presentation “Adiabatic Circuits for Quantum Computer Control” at ISRDS 2021, I am linking:
Slide deck I used at ISRDS 2021. Alt. source slide deck
Paper on Quiet 2-Level Adiabatic Logic. Alt. source Quiet 2-Level Adiabatic Logic
Energy Management for Adiabatic Circuits, the “main paper” from which this was all derived. Alt source Energy Management for Adiabatic Circuits