The Fourth Workshop on...
Fault-Tolerant Spaceborne Computing Employing New Technologies, 2011

1. Topic: Red Teaming
2. Description: Experiences of a red teamer
3. Speaker: Ray Parks
4. Bio:

1. Topic: Trusted Foundry
2. Description: Experience from an ASIC-designer's perspective who has used the Trusted Foundry heavily since its inception
3. Speaker: Robert Lovejoy
4. Bio: Robert O. Lovejoy received his B.S. degree in electrical engineering from University of Utah, Salt Lake City, UT, in 2004. He received an M.S. degree in electrical engineering from the University of Utah, in 2005. He has over 5 years of experience in mixed-signal and analog integrated circuits research and design. Robert joined Sandia National Laboratories in 2005 and is currently a Senior Member of Technical Staff in the Mixed-Signal ASIC/System-on-Chip Products development group.

Abstract - The NASA Earth Science Technology Office invests in instruments, components, and information systems to advance technologies that enable scientific observation and measurement of Earth. In this talk I will describe ESTO's new thrust in spaceborne technology validation where CubeSat and Space Station payloads are in development to raise the TRL of components relevant to the Earth science Decadal Survey.

1. Topic: Supply Chain Risk Management
2. Description:
3. Speaker:
4. Bio:

1. Topic: TBD
2. Description:
3. Speaker:
4. Bio:

1. Topic: TBD
2. Description:
3. Speaker:
4. Bio:

Abstract: High-assurance systems, designed to enforce policies that control information flow between processing tasks with several levels of classification, are becoming increasingly critical to current and future space programs. However, such systems, which are often hard real-time systems, are costly to develop and difficult to test in order to guarantee strict security, reliability, and predictability requirements. We present Execution Leases, the hardware design and Instruction Set Architecture (ISA) changes needed to enable hardware support for secure separation of different classification levels, using a single core RAD750 processor as a first example. Current approaches on single core processors rely on software-based partitioning kernels that do not have complete access to all internal processor components and must implement all real-time guarantees in software. The hardware modifications proposed allow for a potential higher level of NSA approval and ensure that no contamination can occur between tasks. The proposed hardware modifications also allow for complex separation policies to be implemented reliably while reducing the complexity of the operating system kernel. Although changes to the RAD750 are the example, this work could extend to other processor cores including potentially the "soft cores" used in FPGAs. The proposed approach will be contrasted with the available software options used in current space programs.

Abstract: Functional programming offers advantages for programming in multi-core: - simple exposition of parallelism with no effort on the part of the program - functional programs can be moved, stopped and started, restarted, without concern - replication, such as TMR, for simple checking of program behavior with no advance programmer effort to make it possible. Of course, functional programming still must work with programs with state. Although theoretically not necessary, for practical reasons, functional programs must deal with state. This talk will present some functional programming language constructs for dealing with some of the most common uses of state in programs.

Abstract: In this talk we present an outline of an introspection-based system supporting adaptive fault tolerance that is being developed at the Jet Propulsion Laboratory in Pasadena, California. In this context, we will describe how automatic analysis of the control and data flow in source programs can be exploited to automatically create correctness assertions for critical sections of a program, or to generate redundant code that can be embedded in a self-checking programming framework.