



IBM T. J. Watson Research Center

Device Technology and the Future of Computing

Thomas N. Theis,
Director, Physical Sciences, IBM Research

Frontiers of Extreme Computing, October 25 2005

© 2005 IBM Corporation


My view...

- Moore's Law is an observation about the number of devices that can be placed on a chip at a given time.
- There is no fundamental physical reason why device densities cannot follow the Moore's Law trend for many more decades.
 - Lithographic dimensions will eventually be shrunk to atomic scale and lithographic processes can seamlessly combine with synthesis.
 - New devices can circumvent the scaling limits of FETs.


Topics

- Making devices smaller is not the problem!
- Silicon CMOS Technology will be extended for at least a decade
- The “ultimate” FET may not be made of silicon
- Non-silicon memory devices will scale to very small dimensions.
- New devices may enable adiabatic computing and reversible logic.

A Brief History of Miniaturization




The silicon transistor in manufacturing ...




90 nm technology generation

... and in the lab.



B. Doris et al., *IEDM*, 2002

Still, we are approaching some limits.



Active Power Can Better Managed!

*Thermal Mapping of Fully Operating IBM Microprocessor
(2 GHz, 1.4 V) in a System Environment*

Thermal images
during bootup:




max



min

Filmstrip during bootup:



0.4 s per frame
Total ~ 80s



H. Hamann (IBM), ISSCC 2005

Better Information for Layout and High-level Design

Access to data cache

Access to memory controller

Temperatures





max




min

Power map




H. Hamann (IBM), ISSCC 2005

The Problem with Passive Power Dissipation: You Can't Scale Atoms!



- Direct tunneling through the gate insulator will be the dominant cause of static power dissipation.
- Single atom defects can cause local leakage currents 10 – 100x higher than the average current, impacting reliability and generating unwanted variation between devices.

The Work-Around: High-k Insulator / Metal Gate Stack



90nm Gate Dielectric:
 $T_{inv} = 19A$
 $T_{oxGL} = 11A$


High-k/Metal Gate Stack:
 $T_{inv} = 14.5A$
 $T_{oxGL} = 16A$

A stacked bar chart titled 'Relative Gain in Performance' on the y-axis and 'Technology Generation' on the x-axis. The y-axis ranges from 0 to 100 in increments of 20. The x-axis lists four technology generations: 0.18um, 0.13um, 90nm, and 65nm. Each bar is divided into two segments: 'Scaling' (blue) at the bottom and 'Innovation' (yellow) at the top. The 'Scaling' segment decreases from approximately 95% at 0.18um to 35% at 65nm, while the 'Innovation' segment increases from approximately 5% to 65%.

Technology Generation	Scaling (%)	Innovation (%)
0.18um	95	5
0.13um	62	38
90nm	42	58
65nm	35	65


Frontiers of Extreme Computing, October 25, 2005

Innovation Will Continue: Transistor Roadmap Options




In general, growing power dissipation and increasing process variability will be addressed by introduction of new materials and device structures, and by design innovations in circuits and system architecture.

Memory may be easier to shrink than logic.




- Everyone is looking for a dense (cheap) cross-point memory.
- It is relatively easy to identify materials that show bistable hysteretic behavior (easily distinguishable, stable on/off states).

Relative Maturity of Nonvolatile Memory Technologies




16Mbit Magnetic Random Access Memory (MRAM) Demo

Chip image:




Cross-section:




Materials Advances


1995




2005



Post-Silicon CMOS: The Quest for the Ultimate FET




Self-Aligned Carbon Nanotube FET:
Extension Contacts Based on
Charge-Transfer Chemical Doping




Vertical Transistor
Based on Semiconductor Nanowires

Intrinsic Performance of Carbon Nanotube FETs


Simple back-gated CNTFET




Output Characteristics



Subthreshold Characteristics



Temperature dependence



Yu-Ming Lin *et al.* (IBM), EDL 2005

Intrinsic Switching Speed of CNFETs


Cut-off Frequency $f_T = \frac{g_m}{2\pi C_g}$ C_g : gate capacitance

	Lin et al. (IBM)	Javey et al. (Stanford)	Seidel et al. (Infineon)
Diameter	~ 1.8 nm	~ 1.7 nm	~ 1.1 nm
Gate Dielectric	10-nm SiO ₂	8-nm HfO ₂	12-nm SiO ₂
Maximum g_m	12.5 μ S	27 μ S	3.5 μ S
C_g/L	38 pF/m	120 pF/m	32 pF/m
f_T @ $L_g = 65$ nm	800 GHz	550 GHz	260 GHz


Yu-Ming Lin *et al.* (IBM), EDL 2005

Steep Sub-threshold Slopes for Low-Voltage Operation



Dual-Gate
CNTFET



Bulk switching



Sub-thermal S through band-to-band tunneling




Adiabatic Computing and Reversible Logic

Can we operate FETs at or below the “kT” limit?

Adiabatic Computing


How much energy must be dissipated to charge a capacitor?

Abrupt method



$$E = \frac{1}{2} CV^2$$


Quasi-static Charging (aka 'adiabatic')



$$E = \frac{1}{2} CV^2 \left(\frac{2RC}{T} \right)$$

This assumes $T \gg RC$.

Quasi-static Charging + Superconductivity



Charging through a superconductor, which behaves as an inductor and resistor in parallel.

$$E = \frac{\pi^4}{8} CV^2 \frac{RC(L/R)^2}{T^3}$$

This assumes $T \gg RC$ and $T \gg L/R$.

(To implement logic in this system would require superconducting FETs. Such FETs are possible, but there have been very few experimental results.)

Trade-off depends strongly on device physics!

Adiabatic Switching

To take advantage of quasi-static charging in logic, there are 2 steps:

First, close switch ($V_{CLK} = V_{CAP}$)



Then, apply clock power (slowly)



Rule 1: never close a switch (turn on an FET) while there is voltage across it.

Rule 2: don't ramp the voltage too quickly.


Applications of Adiabatic Charging

- Drive specific capacitances which cause large dissipation.
 - Power supplies
 - Energy conserving data bus drivers
- Broadly implement reversible logic.
 - Retractable cascade, reversible pipelines
 - High-efficiency regenerative power supply (very complex)

2. Apply to operational logic:
- Reversible Architecture
- Reversible Logic
- Reversible Data Path
- Reversible Control
- Reversible Memory
- Reversible I/O
- Reversible Power Supply
- Reversible Clock
- Reversible Error Correction
- Reversible Security


Reversible Logic: Implementation with FETs

- It is conceptually possible to build general purpose reversible computers with energy dissipation per operation going asymptotically to zero as frequency goes to zero.
- But, frequency must be reduced by about 1/1000 to achieve benefits with respect to conventional approaches to CMOS logic.




Dissipation of 4 bit ripple counter (D. J. Frank, 1995)

Recent Optimized Power vs Frequency Assessment



DJ Frank, MIT Workshop on Reversible Computation, February 14, 2005

Qualitative Overall Comparison




DJ Frank, MIT Workshop on Reversible Computation, February 14, 2005


Are there devices that are better suited
than FETs for the implementation of
reversible logic?

Beyond Charged-Based Logic?


■ Spins



■ Nanomechanics



■ Photons



■ DNA Chemistry



Nanoelectronics Research Initiative (NRI)

- AMD, Freescale, Micron, TI, IBM, Intel
→ Joint Industry funding of University Research
- Leveraging existing NSF and new (joint NSF/NRI) funding
- Promoting both
 - Invention / Discovery (distributed research, “let many flowers bloom”)
 - Proof of Concept (focused university consortia with outstanding facilities)
- “Extend the historical cost/function reduction, along with increased performance and density ... **orders of magnitude beyond the limits of CMOS**”
 - **Non-charge-based logic**
 - Non-equilibrium systems
 - Novel energy transfer mechanisms for device interconnection
 - Phonon engineering
 - Directed self-assembly of complex structures

Conclusions

- Silicon CMOS logic will be extended at least another 10 years.
 - New materials and transistor structures
 - Cooperative circuit and device technology co-design
- The “ultimate FET” may not contain silicon.
- New, dense, cheap memory devices are on the way.
- Reversible logic is possible, but may be practical only with devices that are “beyond the FET”.
- The search for logic devices “beyond the FET” is underway, (but there should be more focus on devices suitable for adiabatic computation and reversible logic)

Thanks!

Non-Si FET

- The potential of carbon nanotubes (CNT)
 - Metallic & semiconducting nanotubes: interconnects (up to $\sim 10^9 \text{A/cm}^2$) & switches.
 - 1D transport (low elastic and inelastic scattering low energies, ballistic or quasi-ballistic transport, $f_T \leq 1 \text{THz}$).
 - Low energy dissipation (power density problem, no electromigration)
 - Good control of electrostatics (“thin body devices”, no mobility degradation).
 - Inert (no dangling bonds to passivate, wide choice of gate insulators – high k materials)
 - Direct band-gap materials (integrate electronic & opto-electronic devices using the same material).